Vikas Nagaraj. Challenges in Verifying Test Pattern Generators for Modern Semiconductor Designs. Fro.Emer. Engg. Tech [Internet]. 2024 Apr. 16 [cited 2025 Oct. 26];1(01):49-73. Available from: https://irjernet.com/index.php/feet/article/view/176