Vikas Nagaraj. “Challenges in Verifying Test Pattern Generators for Modern Semiconductor Designs”. Frontiers in Emerging Engineering & Technologies 1, no. 01 (April 16, 2024): 49–73. Accessed October 26, 2025. https://irjernet.com/index.php/feet/article/view/176.