Vikas Nagaraj. “Challenges in Verifying Test Pattern Generators for Modern Semiconductor Designs”. Frontiers in Emerging Engineering & Technologies, vol. 1, no. 01, Apr. 2024, pp. 49-73, https://irjernet.com/index.php/feet/article/view/176.