Vikas Nagaraj, “Challenges in Verifying Test Pattern Generators for Modern Semiconductor Designs”, Fro.Emer. Engg. Tech, vol. 1, no. 01, pp. 49–73, Apr. 2024.