Vikas Nagaraj. 2024. “Challenges in Verifying Test Pattern Generators for Modern Semiconductor Designs”. Frontiers in Emerging Engineering & Technologies 1 (01):49-73. https://irjernet.com/index.php/feet/article/view/176.