Vikas Nagaraj. Challenges in Verifying Test Pattern Generators for Modern Semiconductor Designs. Fro.Emer. Engg. Tech 2024, 1, 49-73.